


A NEW METHOD FOR DETERMINING THE FET SMALL SIGNAL EQUIVALENT CIRCUIT

IEEE MTT, VOL 36, No. 7, JUL 1988. GILLES DAMBRINE ET AL.

This paper describes how to extract all the elements of a small signal model of a FET, by making s-parameter measurements at relatively low frequency. The resulting s-parameter model is valid upto even 26.5 GHz.

SMALL SIGNAL EQVT CIRCUIT



The Y-parameters of the intrinsic device are:

$$y_{11} = \frac{R_i C_{gs}^2 \omega^2}{D} + j\omega \left(\frac{C_{gs}}{D} + C_{gd} \right) \quad y_{21} = \frac{g_m e^{-j\omega\tau}}{1 + jR_i C_{gs} \omega} - j\omega C_{gd} \quad \text{---(3)}$$

$$y_{12} = -j\omega C_{gd} \quad \text{---(2)} \quad y_{22} = g_d + j\omega (C_{ds} + C_{gd}) \quad \text{---(4)}$$

$$\text{with } D = 1 + \omega^2 C_{gs}^2 R_i^2$$

For a typical low noise device, $\omega^2 C_{gs}^2 R_i^2 < 0.01$ at $f < 5$ GHz so $D \approx 1$. In addition, assume $\omega\tau \ll 1$

$$y_{11} = R_i C_{gs}^2 \omega^2 + j\omega (C_{gs} + C_{gd}) \quad y_{21} = g_m - j\omega (C_{gd} + g_m (R_i C_{gs} \tau)) \quad \text{---(5)} \quad \text{---(7)}$$

$$y_{12} = -j\omega C_{gd} \quad \text{---(6)} \quad y_{22} = g_d + j\omega (C_{ds} + C_{gd}) \quad \text{---(8)}$$

So, the method to extract all small signal parameters is:


- 1) Find C_{gd} from y_{12}
- 2) Use C_{gd} from (1) in y_{11} and find R_i and C_{gs}
- 3) Use C_{gd} , R_i , C_{gs} in y_{21} and find g_m and τ
- 4) Use C_{gd} from y_{12} in y_{22} and find g_{ds} and C_{ds}

But to get the y -parameters of the intrinsic device, the external/extrinsic elements need to be known.

Usually, on-wafer, this is not an issue due to open-short de-embedding, so this is not particularly important to know the values of extrinsic elements. But, the method is still good to know. (There may be feed line effects still)

MEASUREMENT OF EQUIVALENT CIRCUIT ELEMENTS THAT ARE EXTRINSIC

- Extraction is done with $V_{DS} = 0$, aka, COLD FET because the equivalent circuit is simpler, as shown below:



For any gate biasing conditions,

$$Z_{11} = R_c/3 + Z_{dy} \quad \dots (9)$$

$$Z_{12} = Z_{21} = R_c/2 \quad \dots (10)$$

$$Z_{22} = R_c \quad \dots (11)$$

$R_c \rightarrow$ channel resistance

$Z_{dy} \rightarrow$ eqnt impedance of schottky barriers

$$Z_{dy} = \frac{R_{dy}}{1 + j\omega C_y R_{dy}}, \quad R_{dy} = \frac{nKT}{qI_g} \quad \dots (12)$$

As gate current increases, R_{dy} decreases and C_g increases but R_{dy} decreases rapidly with $V_{gs} \Rightarrow \omega R_{dy} C_g \rightarrow 0$ for high gate current densities, then.

$$Z_{dy} = R_{dy} = \frac{nKT}{qI_g} \quad \text{--- (13)}$$

for large gate current, capacitive effect of gate disappears, $Z_{11} \rightarrow \text{real}$:

$$Z_{11} = R_s/3 + \frac{nKT}{qI_g} \quad \text{--- (14)}$$

To get extrinsic Z parameters, parasitic R/L is added to intrinsic Z parameters:

$$Z_{11} = R_s + R_g + \frac{R_c}{3} + \frac{nKT}{qI_g} + j\omega(L_s + L_g) \quad \text{--- (15)}$$

$$Z_{12} = Z_{21} = R_s + R_c/2 + j\omega L_s \quad \text{--- (16)}$$

$$Z_{22} = R_s + R_d + R_c + j\omega(L_s + L_d) \quad \text{--- (17)}$$

The imaginary parts of these equations linearly increases with freq

The real parts are freq independent. But $\text{Re}(Z_{11}) \propto \frac{1}{I_g}$

Now, parasitics are easy to extract:

$$\text{Im}(Z_{12}) = \text{Im}(Z_{21}) \rightarrow \text{gives } L_s$$

$$\text{Im}(Z_{22}) \& L_s \rightarrow \text{gives } L_d$$

$$\text{Im}(Z_{11}) \& L_s \rightarrow \text{gives } L_g$$

The ordinate of plot of $\text{Re}(Z_{11})$ vs I_g gives $R_s + R_g + \frac{R_c}{3}$

$$\text{Re}(Z_{12}) = \text{Re}(Z_{21}) \text{ gives } R_s + R_c/2$$

$$\text{Re}(Z_{22}) = \text{gives } R_s + R_d + R_c$$

4 unknowns
3 relations.

R_s can also be determined by Yang Long Method.


Can use DC measurement to determine R_g , R_d or R_s , or if R_c is known from technology parameters, all unknowns can be solved.

This method does not apply for high-gate metal resistance devices.

MEASUREMENT OF C_{pg} and C_{pd} PARASITIC CAPACITANCES

➤ Bias the FET at $V_{DS} = 0$ and $V_{GS} < V_p$ (below threshold)

The equivalent circuit becomes :



$C_b \rightarrow$ fringing capacitance due to depletion layer extension at each side of gate.

For a few GHz, R/L have no influence on imaginary part of y -parameters:

$$\left. \begin{aligned} (18) \quad \dots \operatorname{Im}(Y_{11}) &= j\omega (C_{pg} + 2C_b) \\ (19) \quad \dots \operatorname{Im}(Y_{12}) &= \operatorname{Im}(Y_{21}) = -j\omega C_b \\ (20) \quad \dots \operatorname{Im}(Y_{22}) &= j\omega (C_b + C_{pd}) \end{aligned} \right\} \begin{array}{l} \text{can be solved} \\ \text{for} \\ C_b, C_{pg} \text{ \& } C_{pd}. \end{array}$$

IMPORTANT NOTE ABOUT FREQUENCY

Most of these extractions are done at low frequency where equations (5) - (8) are valid. In this paper, measurements are done in the 1-5 GHz range. If gate length is large, then upper frequency limit has to be reduced for $D=1$ to be valid. For high frequency devices with short gate length ($< 0.3 \mu$) and short gate width ($< 100 \mu$), Y parameters become too low. Then extractions should be done at higher frequencies where there is less measurement noise in Y -parameters.

After parameters are extracted at low frequency, then the equivalent circuit parameters can be ~~extracted~~ ^{validated} over a wide frequency range.